Understanding Physical Register Management in Computer Architecture

In computer architecture, physical register management involves operations like renaming, table management, and maintaining free lists. This content delves into different aspects of physical register management such as renaming tables, free lists, register operations, and utilization in out-of-order execution. The provided links contain detailed images and descriptions of physical register management techniques.

• Computer Architecture
• Register Management
• Physical Registers
• CPU Design
• Out-of-Order Execution

kellison_e Follow

Uploaded on Oct 07, 2024 | 0 Views

Download Presentation

Please find below an Image/Link to download the presentation.

The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author. Download presentation by click this link. If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.

Presentation Transcript

1. Physical Register Management Physical Regs Rename Table Free List P0 P1 P3 P2 P4 P0 P1 P2 P3 P4 R0 R1 R2 R3 R4 ld r1, 0(r3) add r3, r1, #4 sub r6, r7, r6 add r3, r3, r6 ld r6, 0(r1) P0 P8 P7 P5 P6 P7 P8 <R6> <R7> <R3> <R1> p p p p R5 R6 R7 P5 P6 Pn ROB use x ld ex op p1 p PR1 P7 p2 PR2 Rd r1 LPRd P8 PRd P0 http://www.csg.csail.mit.edu/6.823 March 16, 2015 Sanchez & Emer

2. Physical Register Management Physical Regs Rename Table Free List P0 P1 P3 P2 P4 P0 P1 P2 P3 P4 R0 R1 R2 R3 R4 ld r1, 0(r3) add r3, r1, #4 sub r6, r7, r6 add r3, r3, r6 ld r6, 0(r1) P0 P8 P1 P7 P5 P6 P7 P8 <R6> <R7> <R3> <R1> p p p p R5 R6 R7 P5 P6 Pn ROB use x ld p P7 r1 P0 x add P0 r3 ex op p1 PR1 p2 PR2 Rd LPRd P8 P7 PRd P1 http://www.csg.csail.mit.edu/6.823 March 16, 2015 Sanchez & Emer

3. Physical Register Management Physical Regs Rename Table Free List P0 P1 P3 P2 P4 P0 P1 P2 P3 P4 R0 R1 R2 R3 R4 ld r1, 0(r3) add r3, r1, #4 sub r6, r7, r6 add r3, r3, r6 ld r6, 0(r1) P0 P8 P1 P7 P5 P6 P7 P8 <R6> <R7> <R3> <R1> p p p p R5 R6 R7 P3 P5 P6 Pn ROB use x ld p P7 r1 P0 x add P0 r3 P1 x sub p P6 p P5 r6 ex op p1 PR1 p2 PR2 Rd LPRd P8 P7 P5 PRd P3 http://www.csg.csail.mit.edu/6.823 March 16, 2015 Sanchez & Emer

4. Physical Register Management Physical Regs Rename Table Free List P0 P1 P3 P2 P4 P0 P1 P2 P3 P4 R0 R1 R2 R3 R4 ld r1, 0(r3) add r3, r1, #4 sub r6, r7, r6 add r3, r3, r6 ld r6, 0(r1) P0 P8 P1 P2 P7 P5 P6 P7 P8 <R6> <R7> <R3> <R1> p p p p R5 R6 R7 P3 P5 P6 Pn ROB use x ld p P7 r1 P0 x add P0 r3 P1 x sub p P6 p P5 r6 P3 x add P1 P3 r3 ex op p1 PR1 p2 PR2 Rd LPRd P8 P7 P5 P1 PRd P2 http://www.csg.csail.mit.edu/6.823 March 16, 2015 Sanchez & Emer

5. Physical Register Management Physical Regs Rename Table Free List P0 P1 P3 P2 P4 P0 P1 P2 P3 P4 R0 R1 R2 R3 R4 ld r1, 0(r3) add r3, r1, #4 sub r6, r7, r6 add r3, r3, r6 ld r6, 0(r1) P0 P8 P1 P2 P7 P5 P6 P7 P8 <R6> <R7> <R3> <R1> p p p p R5 R6 R7 P3 P4 P5 P6 Pn ROB use x ld p P7 r1 P0 x add P0 r3 P1 x sub p P6 p P5 r6 P3 x add P1 P3 r3 P2 x ld P0 r6 ex op p1 PR1 p2 PR2 Rd LPRd P8 P7 P5 P1 P3 PRd P4 http://www.csg.csail.mit.edu/6.823 March 16, 2015 Sanchez & Emer

6. Physical Register Management Physical Regs <R1> Rename Table Free List P0 P1 P3 P2 P4 P8 P0 P1 P2 P3 P4 p R0 R1 R2 R3 R4 ld r1, 0(r3) add r3, r1, #4 sub r6, r7, r6 add r3, r3, r6 ld r6, 0(r1) P0 P8 P1 P2 P7 P5 P6 P7 P8 <R6> <R7> <R3> <R1> p p p p R5 R6 R7 P3 P4 P5 P6 Pn ROB Execute & Commit use x ld p P7 r1 P0 x add P0 r3 P1 x sub p P6 p P5 r6 P3 x add P1 P3 r3 P2 x ld P0 r6 P4 p ex x op p1 PR1 p2 PR2 Rd LPRd P8 P7 P5 P1 P3 PRd x ld p P7 r1 P0 p http://www.csg.csail.mit.edu/6.823 March 16, 2015 Sanchez & Emer

7. Physical Register Management Physical Regs <R1> <R3> Rename Table Free List P0 P1 P3 P2 P4 P8 P7 P0 P1 P2 P3 P4 p p R0 R1 R2 R3 R4 ld r1, 0(r3) add r3, r1, #4 sub r6, r7, r6 add r3, r3, r6 ld r6, 0(r1) P0 P8 P1 P2 P7 P5 P6 P7 P8 <R6> <R7> <R3> p p p R5 R6 R7 P3 P4 P5 P6 Pn ROB use x x ld p P7 r1 P0 p x ex op p1 PR1 p2 PR2 Rd LPRd P8 P7 P5 P1 P3 PRd Execute & Commit x add P0 r3 P1 x add P0 r3 P1 x sub p P6 p P5 r6 P3 x add P1 P3 r3 P2 x ld P0 r6 P4 p p http://www.csg.csail.mit.edu/6.823 March 16, 2015 Sanchez & Emer