Enhancing DRAM Performance with CROW Substrate

Enhancing DRAM Performance with CROW Substrate
Slide Note
Embed
Share

Learn about CROW, a low-cost substrate that boosts DRAM performance, energy efficiency, and reliability through its innovative design. Explore the challenges of DRAM scaling and how CROW addresses them effectively, leading to significant speedups and energy savings. Discover key results showcasing the impact of CROW on access latency, DRAM energy consumption, hardware overhead, and memory controller storage capacity.

  • DRAM Performance
  • Energy Efficiency
  • Reliability
  • CROW Substrate
  • Memory Storage
agbayani_j
agbayani_j Follow

Uploaded on Mar 09, 2025 | 0 Views

Download Presentation

Please find below an Image/Link to download the presentation.

The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.

You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.

Download Presentation

The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.

E N D

Presentation Transcript

  1. Session 2A: Memory and Storage (Monday 2:00 pm at North 221 ABC) CROW A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability Hasan Hassan Minesh Patel Jeremie S. Kim A. Giray Yaglikci Nandita Vijaykumar Nika Mansouri Ghiasi Saugata Ghose Onur Mutlu

  2. Challenges of DRAM Scaling access latency 1 DRAM refresh overhead 2 exposure to vulnerabilities 3 2

  3. Conventional DRAM DRAM Subarray row decoder DRAM SA SA SA SA SA SA SA SA SA SA SA SA sense amplifier 3

  4. Copy Row DRAM (CROW) DRAM Subarray regular row decoder regular rows DRAM decoder copy rows CROW Row copy SA SA SA SA SA SA SA SA SA SA SA SA SA SA SA SA SA SA Multiple row activation sense amplifier 4

  5. Use Cases of CROW CROW-cache reduces access latency weak strong CROW-ref reduces DRAM refresh overhead SA SA SA SA SA SA SA SA SA SA SA SA SA SA SA SA SA SA A mechanism for protecting against RowHammer 5

  6. Key Results CROW-cache + CROW-ref 20% speedup 22% less DRAM energy Hardware Overhead 0.5% DRAM chip area 1.6% DRAM capacity 11.3 KiB memory controller storage 6

  7. Session 2A: Memory and Storage (Monday 2:00 pm at North 221 ABC) CROW A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability Hasan Hassan Minesh Patel Jeremie S. Kim A. Giray Yaglikci Nandita Vijaykumar Nika Mansouri Ghiasi Saugata Ghose Onur Mutlu

Related


Enzyme Function Through Induced Fit Model

Enzyme Function Through Induced Fit Model

zevi
The Organization of DRAM Subsystem Components

The Organization of DRAM Subsystem Components

mallory
The New Jim Crow: Mass Incarceration in the Age of Colorblindness

The New Jim Crow: Mass Incarceration in the Age of Colorblindness

leta
Computer Architecture: Understanding SRAM and DRAM Memory Technologies

Computer Architecture: Understanding SRAM and DRAM Memory Technologies

klay
Enzyme Function: The Key Steps and Importance of Cofactors

Enzyme Function: The Key Steps and Importance of Cofactors

amelie
High-Throughput True Random Number Generation Using QUAC-TRNG

High-Throughput True Random Number Generation Using QUAC-TRNG

vishnu
SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Processing Using DRAM

SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Processing Using DRAM

khadija
Factors Affecting Enzyme Activity and Kinetics Experiments

Factors Affecting Enzyme Activity and Kinetics Experiments

cinder
Insights into DRAM Power Consumption and Design Concerns

Insights into DRAM Power Consumption and Design Concerns

emberly
Enhancing Memory Cache Efficiency with DRAM Compression Techniques

Enhancing Memory Cache Efficiency with DRAM Compression Techniques

trav_45
Architecting DRAM Caches for Low Latency and High Bandwidth

Architecting DRAM Caches for Low Latency and High Bandwidth

fpiro
RowPress: A New Read Disturbance Phenomenon in Modern DRAM Chips

RowPress: A New Read Disturbance Phenomenon in Modern DRAM Chips

ami_dom
Panopticon: Complete In-DRAM Rowhammer Mitigation

Panopticon: Complete In-DRAM Rowhammer Mitigation

monta
Understanding DRAM Errors: Implications for System Design

Understanding DRAM Errors: Implications for System Design

arta766
Understanding Latency Variation in Modern DRAM Chips

Understanding Latency Variation in Modern DRAM Chips

glei
Engaging English Lesson: The Crow Story & Activities for Class 3 Students

Engaging English Lesson: The Crow Story & Activities for Class 3 Students

gershonc
Factors Affecting Enzyme Activity in Biochemistry

Factors Affecting Enzyme Activity in Biochemistry

rih_esh
Power Consumption in Memory-Intensive Databases

Power Consumption in Memory-Intensive Databases

reeg_811
The Fox and the Crow: Aesop's Fable Images and Activities

The Fox and the Crow: Aesop's Fable Images and Activities

kach151
Enhancing DRAM Performance with ChargeCache: A Novel Approach

Enhancing DRAM Performance with ChargeCache: A Novel Approach

migisi
Intelligent DRAM Cache Strategies for Bandwidth Optimization

Intelligent DRAM Cache Strategies for Bandwidth Optimization

igart
Enhancing Data Movement Efficiency in DRAM with Low-Cost Inter-Linked Subarrays (LISA)

Enhancing Data Movement Efficiency in DRAM with Low-Cost Inter-Linked Subarrays (LISA)

bradi

More Related Content