Digital Electronics: Half Adder and 2:1 MUX Design
Explore the concepts of half adders and multiplexers, learn how they work, and build and simulate circuits in the field of digital electronics. Dive into the world of adders, understand the operation of a half adder with XOR and AND gates, and delve into the functionality of a 2-to-1 multiplexer using inverters and NAND gates.
Download Presentation

Please find below an Image/Link to download the presentation.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.If you encounter any issues during the download, it is possible that the publisher has removed the file from their server.
You are allowed to download the files provided on this website for personal or commercial use, subject to the condition that they are used lawfully. All files are the property of their respective owners.
The content on the website is provided AS IS for your information and personal use only. It may not be sold, licensed, or shared on other websites without obtaining consent from the author.
E N D
Presentation Transcript
ECE 3130 Digital Electronics and Design Davud Kazdal Lab 3 Part B Half Adder and 2:1 MUX Fall 2022
Tips Always save your user-made components! Always use a user-made component when possible To move component, Alt + drag To rotate, click R
Objectives Learn how adders and multiplexers work Build and simulate a half adder XOR AND Build and simulate a 2-to-1 multiplexer Inverter NAND
What are adders? Digital circuits that perform addition of numbers Half adder Adds two 1-bit binary numbers Full adder(next lab) Adds three 1-bit binary numbers
Half Adder Truth table A 0 0 1 1 B 0 1 0 1 Sum 0 1 1 0 Carry_out 0 0 0 1 XOR Gate Implementation AND Gate
Half Adder - Schematic NAND + Inverter = AND Gate
What is a multiplexer (MUX)? A device with multiple inputs and one output Also known as a data selector or controlled switch
How does it work? Truth table A MUX has n select lines, 2ninputs and 1 output S A B Z 0 0 0 0 0 0 1 0 The select line chooses which input to pass to the output 0 1 0 1 0 1 1 1 1 0 0 0 1 0 1 1 2-to-1 MUX 1 1 0 0 1 1 1 1
MUX 2:1 Test circuit Keep D1 pulse width twice than D0, Sel pulse width twice than D1